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Multiprocessor systems present unique concurrency problems. Rediflow
combines disciplined von Neumann processes with a hybrid reduction and
dataflow model in an effective packet-switching network.

Simulated Performance of a
Reduction-Based Multiprocessor
Robert M. Keller and Frank Cg. H-. LJin, 1Jniversity of Utah

Multiprocessinig systems have the potential for increasing system speed over what is now offered by device technology. They must provide the meains of generating work
for the processors, getting the work to processors, and
coherently collecting the results from the processors. For
most applications, they should also enisure the repeatability of behavior, i.e., determinacy, speed-independence,
or elimination of "critical races." 1-6 Determinacy can be
destroyed, for example, by permitting-in separate, conicurrent processes statements such as "v: = x + 1" and
"ift x = 0 then
else. .", which share a commoin
variable. Here, there may be a critical race, in that more
thani one global outcome is possible, depeindinig on executioIn order. But by basinig a multiprocessiing system on
functional languages, we can avoid such dangers.
Our concerin is the coInstructionl of multiprocessors that
canl be programmed in a logically transparenit tashion. In
other words, the prograninier should Inot be aware of programmning a multiprocessor versus a unipiocessor, except
for optlmlzling perfornmanice oi- a specific coIItiguratioIn.
This means that the progi-amimler should not have to set up
processes explicitly to achieve concurrent processinig, nor
be conicerned with synchronizing such processes.

Language and concurrency
Programs expressed in functional languages possess a
fair anmount of implicit concurrenicy. The conceptual executioin of a tunctional programn is based purely oIn the
evaluation of expressions, not on the assignmeint of values
to rmemory cells. Accordingly, there can be no "side effects" of one function on another, which ensures determiniacy; a program gives the samle results regardless of the
physical aspects of communicatioin betweenI processors or
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the number of processors involved in its execution. These
languages seenm to be ideal tor the programming of multiprocessors when distinction between them and uniprocessors is undesirable. Functional languages also have other
conceptual advantages that have beeni discussed elsewhere.79
To demonstrate how a tunctional language provides tor
concurrent execution, consider an expression such as

max[subexpressioin-1, subexpression-2]
wherce ttax is the usual nunmeric mlaximunm tunction (or any
other function which requires both of its arguments). A
concurrent execution model carries out three important
aspects:
(1) Spawning of tasks to evaluate the two subexpressions concurrently;
(2) Synchronizatioin to deterimiine that both subevaluations are complete; and
(3) Evaluation of the maxiimiuiim, once completioin is
established.
Obviously, only the third of these aspects would be found
in a sequential implementation; the first two are implicit in
a conicurrent functional implemneintation. In contrast, the
specitication of these mechanical aspects is often explicitly
required in process-orienited languages.
Generating concurrently processable work can be
amplified through appropriate data structuring. For example, in niany functional languages, an expression can be
sequence-valued, where a sequence is represented as a list,
ariay, or tree. Through the use of operators such as applyto-all, here designated as \\, a similar expression can be
used to apply a function, such as icax, aligned pairwise to
the conmponents in two sequeinces:
max\\([1, 3, 5], [6, 4, 2]) = [6, 4, 51.

(X) 8 9162 84 0('(X)- 00 00 01)
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Applying max\\ to a pair of sequences of length n could
thus generate n independent tasks for concurrent execution. Further, if there are unevaluated subexpressions in
those sequences, additional tasks could be generated to
evaluate the subexpressions themselves. Function max
could be replaced with much more complex functions.
Such implicit concurrency is exploitable through a functional language but not in languages such as Pascal, since
evaluating the arguments to a function in them can have
the side effect of modifying parameters or global data.
Then, because of the order in which such side effects might
occur, the behavior is not generally repeatable.
When encapsulated, local side effects provide one way
of dealing with many distributed local states. In fact, totally encapsulated, sequential programs with only local side
effects may be considered semantic abbreviations for a
restricted form of a functional program. 10
Once an appropriate functional framework is built, indeterminate constructs can be accommodated. For example, we have shown how the simple extension that allows
the indeterminate "merge" H can be used to augment a
functional language and ensure serializability in distributed database applications, including concurrent updating. 12
It is also possible within a functional framework to
assign subprograms to processor and memory resources.
For example, a "site pragma" can force the execution of
particular subtransactions of a database system on particular sites.

Concurrent evaluation models
Four categories of evaluation model are available, with
varying degrees of facility, for getting work to processors
and collecting results coherently.

Multiple processes with shared memory. The notion of
a "process" is an abstraction of the execution of a program for a von Neumann computer. A process obeys a sequence of commands, each specifying an assignment to a
register, a test, etc. The earliest concurrent computation
models were based on spawning several such processes
within a common memory space. 13 Communication between processes involved inspecting a register to which
another process had assigned a value. To make such communication somewhat coherent, a variety of synchronizing constructs were invented. 14

Multiple processes with message-passing. To eliminate
sources of indeterminacy or isolate their effects, some
systems forbid general sharing of memory locations. They
employ message-passing as the fundamental means of
communication. In such schemes, one process specifies a
message to be sent to another, either by naming the other
or by naming a common linking channel.
Certain disciplines can be imposed on a message-passing
system to guarantee determinacy. For example, determinate behavior is guaranteed6'10 if
(1) a process, once it decides to examine an input
message buffer, is committed to wait for a message
to be there;

(2) no two processes can share a common input buffer;
and
(3) no two processes can share a common output buffer.
Put another way, a collection of conventional processes
has an overall functional behavior, provided the above
criteria are met. This functional behavior is used in a
limited form to connect Unix processes via pipes, 15 which
can be viewed as a special case of functional composition.
Other functional programming systems attempt to exploit
this phenomenon in a more general form.
Dataflow. Dataflow computers 16,17 use message-passing in small decomposable units of work. Typically, each
primitive operator is really a "process" performing the
same operation time after time on streams of values.
Dataflow machines attempt to eliminate the overhead that
would accompany explicit sequential processes.

A simple extension can augment a functional
language and ensure serial database
distribution and concurrent updates.

Programs in dataflow machines are often represented as
directed graphs, with the nodes representing operators and
arcs representing message queues. Message queues are
assumed to have a one-message capacity. If one wishes
greater asynchrony, which would be necessary for maximal concurrency when processes are generating messages
at widely varying rates, additional identity operators can
be introduced to balance the processing rates. These identity operators provide more buffer stations, through which
messages must pass to get from one node of the original
graph to another. Unfortunately, there is no algorithm for
balancing a cyclic program in which the number of iterations is data dependent.

Evaluation by graph reduction. In order to achieve
maximum asynchrony, it is helpful to decouple the production of values from their consumption as much as
possible.
A graph reduction model provides one means of
decoupling. In particular, it provides an alternative to
bounded buffering by using a linked list with cells drawn
from a global storage pool. The reduction model of computation provides an elegant way of achieving such an effect.
In the reduction model, work is spawned at a finer
granularity than processes. Specifically, task granularity
corresponds to that of function calls in conventional
languages. Tasks might typically perform a few arithmetic, logical, or structuring operations, including storage
allocation for portions of data structures. However, rather
than having a long-term sequential behavior, they would
continue by generating other such tasks. Thus, a rapidly
dividing computation can be represented by a task which
generates two other tasks, while the equivalent of a se-
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quential computation can be represented by a task that 1. However, that instance would lie suspended 18 until it is
demanded. This is the analog of aproducer process, which
does some work, spawns another task, then dies.
Task spawning can be illustrated in programs with a blocks until more data is requested. As more of a sequence
functional syntax similar to one suggested by Burge. 7 One is demanded, more of the structure is generated. If many
can compute the factorial function by the "divide-and- such demands are generated rapidly, the evaluator simply
lays out a structure for receiving the result values once they
conquer" strategy as follows:
are computed.
Factorial(x) = DAC(i ,x)
Similarly, we could define a transducer process, for exwhere DAC (m,n) =
a SQUARER that squares each element in a seample,
if m=n
numbers:
quence
of
then m
SQUARER(x) =HEAD(x)**2 SQUARER(TAIL(x))
else DAC(m,med) * DAC(med + I,n)
where med = (m + n) /2
where HEAD and TAIL are defined by HEAD(a - y) =a
In the reduction model, a task and its supporting storage and TAIL(a y) =y.8,18-20
are allocated each time an instance of DAC is demanded.
The function PARTIAL-SUMS below is a function of
For example, factorial 100 demands an instance DAC(l, its input sequence, which eventually depends on every ele100). A given instance, DAC(m, n) would either terminate ment of that sequence for its output.
more or less immediately if m = n or demand two more inPARTIAL_SUMS(x) = AUX(x, 0)
stances, as indicated in the definition. When an instance of
where AUX(x, ac) = b - AUX(TAIL(x), b)
a function is computed, the value replaces the instance
and b = ac+HEAD(x)
itself. This is proper, since in functional languages, a function with particular arguments can always be replaced with The "state" in this case is represented as the second arguthe corresponding value without loss of generality. Thus, ment (which serves as an "accumulator") to the auxiliary
if the instance is shared, all sharers will benefit from one function AUX. Incidentally, this example counters the
computation of the value.
myth that functional programs are incapable of modeling
The second example shows process-like behavior in the "state" or "history-sensitive" operations.
reduction model. Suppose we want a process to compute
Recalling that pipe connections of processes are functhe sequence
tional compositions, we observe that, if we connect our
three functions NUMS-FROM, SQUARER, and PARI ^23 ..
where -denotes succession, read "followed by." The TIAL_SUMS together in a "pipeline," as shown in Figure
following function, NUMS-FROM describes a process 2, the meaning of functional composition gives us exactly
the intuitive behavior: The output of the pipeline is the sethat computes the numbers from its argument n on
quence of partial sums of the sequence of squares, beginNUMS_FROM(n) = n NUMS_FROM(n + 1)
ning with n* *2.
In the reduction model, a demand for NUMS_FROM(n)
To compare the reduction and dataflow models, we also
would generate a data structure containing n followed by feed the output of function SQUARER into a second
an instance of NUMS_FROM(n + 1), as shown in Figure function, POLY, which, let us say, computes some complicated function of each input, such as a large-degree
polynomial. Here PARTIAL-SUMS and POLY would
not be expected to consume the stream at the same rates.
-

-

-

Figure 3 illustrates storage cells that might be allocated in a
particular reduction computation of the functions above.
Obviously, it is hard to predict in advance how much buffer space should be allocated for the output of
SQUARER, so the dynamic allocation scheme provided
by the reduction model is, therefore, useful in relaxing the
constraints imposed by a bounded-buffer dataflow implementation as illustrated in Figure 4.

,|n

_

n+1

_

n+2

_

n+3|_

Figure 1. Computing a sequence by reduction. Arrows are conventional pointers in a von Neumann memory.

Figure 2. Pipeline interconenction of processes.

Combining reduction and dataflow. Each of the reduction and dataflow models (also called "structure" and
"token" models, respectively21) has certain disadvantages. As we have seen, the reduction model is useful
where asynchrony requires unpredictable buffering or for
rapid task division with recursion. On the other hand,
when stream-based communication does not require great
asynchrony, the dataflow scheme has the advantage that
no storage allocation is required. Dataflow models that
"unfold," such as the "U-interpreter,"22 approach the
unwinding feature of the reduction model within a
dataflow model.
One shortcoming of the reduction model is inefficiency

72

Authorized licensed use limited to: to the Claremont Colleges!. Downloaded on November 19, 2008 at 17:51 from IEEE Xplore. Restrictions apply.

COMPUTER

in the implementation of essentially sequential computations. Here the reduction model uses "tail recursion," as
in the function SQUARER above, and allocates a new
task for each iteration of a loop. If the consumption of
SQUARER's output is sufficiently slow, there is no need
for the unwinding effect provided by reduction. It is more
efficient to compute SQUARER sequentially. However,
with disciplined message passing, it is possible to integrate
such sequential computations in the context of the reduction model. The technique permits von Neumann code to
be encapsulated into the node of stream processing functions. 10
This is the approach taken to introduce dataflow
behavior into the Rediflow system, as we will describe in
the next section. In Rediflow, we can use the pointers present in the structures of the reduction model to provide
logical channels on which tokens flow. Use of the pointers
provides a convenient way of setting up dynamically
generated dataflow graphs. Such functions can be combined arbitrarily to build more complex systems and can
be interfaced with corresponding systems implemented by
pure reduction. Two simple functions can interface a
reduction-implemented function with a dataflow-implemented function-one produces a stream of tokens from a
structure and the other builds a structure from a stream of
tokens.* The following simulation comes from a pure
*Further details and uses of this construct are treated by Tanaka. 23 We also
describe an overall approach to the corresponding language constructs.24

-

reduction subset of the evaluator. Efficiency of examples
containing large, essentially sequential components will be
improved by the proposed Rediflow integration.

Rediflow system organization
"Rediflow" is the name we give to our function-based
concept for multiprocessor system design and attendant
software capabilities. The name is a combination of the
words "reduction" and "dataflow," two models for concurrent evaluation described above. Our model also includes disciplined aspects of the von Neumann evaluation
model. Having justified the functional approach, we now
turn to issues of physical organization.
Hardware issues. The main problem in assembling processors for multiprocessor execution is to distribute work
effectively while avoiding extensive communication
overhead. In general, links between processors and
memories must be provided, and programs expressed in
appropriate computer languages must be mapped onto the
resulting system. Device technology remaining invariant,
it is the ease in mapping that determines the success of a
multiprocessing system.
The ease of mapping depends on the class of applications, the languages used, compilers, and the underlying
hardware configuration. Clearly, for a fixed application, a

6

.

*1*|1

Figure 3. Reduction implementation of pipelining.

- ~~~NUMS_FROM-

SQUARER

9I ||TAL-SUMS

__

(1)

Figure 4. Dataflow implementation of pipelining.
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special-purpose machine can be designed to out-perform propriate for medium or function-level granularity and
all others on that application. Our interest is not in such larger. Irregularly structured problems, such as knowlmachines, but in the techniques that exploit multiprocess- edge-base systems, should be appropriate for exploiting
ing power for a wide range of applications. To delimit this this level of granularity: These problems contain strands
range, it is useful to group applications, according to of operations that must be done sequentially and are therefore of rather coarser grain than simple arithmetic operregularity, size span, and granularity.
Applications of high regularity contain many very ations, but of finer grain than many typical processes.
similar operations with similar computational demands. Other applications of medium granularity are certain
Here, approaches such as vector processors, cellular ar- adaptive numerical calculations and certain types of signal
rays, or static dataflow may be appropriate. 16 The size processing. Rediflow is also aimed at combinations of
span characteristic of a set of applications relates to the ex- several application areas that interact in unpredictable
tent the problem size is apt to vary over the lifetime of the ways.
system. While a particular array processor may be ideal for
problems that can be contained in one array load, there
Implications of granularity. Two areas of trade-off in
may be difficulties in folding or decomposing larger prob- granularity are communication overhead and flexibility in
lems to match the processor configuration and maintain load balancing. Systems may fail to exploit their peak
acceptable performance. We have designed Rediflow to capacity because of excessive data communication beaccommodate problems that lack such regularity, but that tween granules. This form of communication does not exmay have very large size spans.
ist in the equivalent purely sequential computation but
Fine-grain operations would be those at the level of bit may become significant if there are several processors. For
or arithmetic operations. Large grains would be processes very small grains, the delay due to communication may exor entire jobs. Rediflow is aimed at applications ap- ceed the delay of the operations themselves. For this
reason, small granularity is exploitable only if the regularity is high enough that necessary communication paths are
s

S. Shrdmmr mutpoesrcniuain
Figur

m

relatively short and static or if there is little communication
between grains. Wide, indiscriminate distribution of many
small grains increases the likelihood that communication
overhead will be large. Rediflow clusters several small
operations together inside one function body, obviating
their distribution.20 Thus, the execution rate of a sequential strand of such operations can approach that of a von
Neumann computer.
Another factor influencing the choice of granularity is
load balancing, by which we mean the distribution of
grains to the processing units. The ideal situation is a single
initial distribution of equal-size granules to all processing
units. However, it is seldom possible to make such determinations beforehand, because many applications present
work loads that are data dependent and not susceptible to
static analysis. To exploit the available muitiprocessing
resources fully, thus attaining maximum speedup, we need
to distribute the load dynamically. Here we must pay attention to the trade-off between small granules that permit
a more even balance, and large granules that minimize the
total distribution effort. The reduction model seems to offer sufficiently fine grain to spread the work load widely,
yet not so fine as to entail undue distribution cost. This is
borne out by our initial simulations.
This study concentrates on balancing medium-grain
tasks that occur in reduction evaluation. The embedded
dataflow processes described on p. 73 are large grained.
Their advantages must be weighed against the extra complications in load balancing. Although we have not fully
investigated this issue, it appears that large-grain processes
can be rebalanced during garbage collection, but the costs
and benefits of this approach have not been analyzed.

Interconnection issues. Multiprocessing systems can be
classified by processor-memory structure as well as by application granularity. At one extreme are "shared
memory" configuration (see Figure 5, which shows pro74
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cessors and memories separated by a switching network). In Rediflow, we call the combination of a processorThey appear to provide any processor a uniform access memory pair and a packet switch for information transfer
time to any memory. However, this uniformity may be an Xputer, a term suggested by its similarity to the
compromised if there is significant contention at in- "transputer" chip announced by INMOS. 30,31 A concepdividual switches. Unfortunately, the uniform delay also tual sketch of the Rediflow Xputer information flow is
becomes uniformly longer with increasing numbers of pro- shown in Figure 6.
cessors and memories. It is possible to introduce caches
The system-level aspects of Rediflow permit a wide
that are coupled closely with processors and retain local invariety
of interconnection networks, including the shuffleformation for faster access. However, caches also inexchange
shown in Figure 7, the grid in Figure 8, or vartroduce the difficult problem of "coherence"25'26; when
ious
cube
configurations.9 The following minimal
one processor updates information cached by another, the
assumptions
are all that are necessary for effective operalatter must be invalidated-at a cost of additional comtion:
munication overhead. Any machinery introduced to over* Addressability: There must be a means for uniquely
come this problem further dilutes the useful capacity of
addressing any memory location in the entire system
the system.
so links between functions concurrently executing in
At the other extreme, in the Rediflow configuration and
different Xputers can be dynamically established.
in others,27 each processor is closely paired with a memory,
and a network of packet switches is used to communicate
* Routability: Given a request to fetch from or store in a
between these pairs. Although sometimes called a "loosely
specified location, the switch can determine where to
coupled" system, the coupling is actually very tight as far
route the request once the links have been established.
as a single processor-memory pair is concerned. Certainly,
the peak bandwidth in such a system consisting of n pairs Links are purely virtual, as implied by pointers; there are
is much higher than one with n processors and n memories no dedicated logical paths.
separated by a large switch. The following points may be
noted about the paired configuration:

_|

* The worst-case delay is not attained for every processor-memory reference; many delays will take at
most the time of one local access, and on the average,
the delay will be less than worst-case.
* The configuration permits the exploitation of "locality,"28 which means that logically related operations
can cluster their references to a subset of data. In
Rediflow, function-level granularity permits a certain
degree of such clustering.
* The coherence problem is avoided, since each processor has exclusive control over its own memory.
This exclusiveness also obviates introduction of
special instructions for multiprocessor memory access, such as test-and-set and its derivatives. 29
* The overall cost for switch hardware grows linearly
with the number of processors (rather than as
O(n log n) or worse) because every hardware component used for switching has a processor associated
with it.

-

_

|

-

|

_-

-

-

_
_

Figure 6. Sketch of an Xputer.

Figure 7. Shutfle exchange Xputer network.
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Switches, processors, and memories, however, can be
taken to form logically parallel layers, as indicated by
Figure 9. Interconnection between Xputers exists only at
the switch layer, while the memories in the memory layer
have a combined global address space. If one Xputer
needs to access the memory of another, it forms a request
packet containing the address to be accessed. That packet
is then routed within the switch layer to the Xputer containing the addressed location. A result packet is eventually formed; it is then routed to the requesting Xputer. This
request/return mechanism is integrated with the demand/
drive mechanism of reduction evaluation, so that remote
invocation of functions can take place. 20
Input/output devices, which are not shown, may be attached at any nodes. Sequential I/O devices are interfaced
through von Neumann processes, as mentioned earlier.
There is also no conceptual difficulty in including multiple, secondary storage devices. Addressable devices can be
used to implement a virtual memory mechanism as an extension of the system-wide address space.
Figure 10 indicates how a data structure appears when
spread over several Xputers. The pointers can serve conventionally as references, but they also define logical channels to implement the dataflow aspect of Rediflow.
Load distribution and balancing. To avoid bottlenecks
when the system is scaled, we eschew a centralized queue
from which idle processors get their work. Instead, the
method for migrating work is itself distributed. To avoid
granularity so small that communication delays become
significant, we use medium-grain function invocation
tasks as units of migrable work. As shown, for example, in
the definition of SQUARER, process-like behavior can be
implemented by such invocations; thus, the resulting process becomes mobile. To describe further load distribution, we must show the mechanism that permits task
migration and the mechanism that causes it.
Linkage mechanics. As with most multiprocessor
organizations, the backlog of work is held in one or more
queues. In Rediflow, there are four queues per Xputer:

(1) The IN queue of incoming FETCH requests for
location contents and acknowledgments of such requests (called FORWARDs).
(2) The APPLY queue of migrable function application tasks. The mapping of interfunction into the
global address space permits items on this queue to
be moved at will to other Xputers.
(3) The LOCAL queue, which contains units of nonmigrable fine-grain work.
(4) The OUT queue that receives FETCH and FORWARD requests for other Xputers or the acknowledgment of such requests.

Figure 9. Layered view of grid network.

The items on these queues are represented by four types of
packets:
(1) A FETCH packet, which contains the address of the
location being fetched and the storage location
where the fetched value is to be stored.
(2) A FORWARD packet containing a value and the
address into which the value is to be stored. This
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location contains appropriate information to notify
a suspended task waiting for the stored value. Forward packets are generated in response to earlier
fetch packets.
(3) An APPLY packet containing
(a) a closure-a record with a pointer to code
for evaluating the function to be applied and a
pointer to a tuple of import values for that function (the latter correspond to the values of free
variables in the lambda-calculus sense); and
(b) an argument for the function being applied,
which might be a pointer to a tuple, for example, if the function is viewed as multiargument.
(4) Packets on the LOCAL queue are simply addresses
in the local memory of operation nodes that need to
be evaluated; they serve as the analog of "instruction pointers" in a conventional computer.
Because all result data has preallocated globallyaddressable locations, it is not necessary to use any form
of token matching to get the data to its destination. 17 Fast
von Neumann-style addressing is exploited in each Xputer,
as well as among all Xputers. Addressing permits the
switch to provide the shortest possible route. This style of
routing is taken directly from the earlier conception of
AMPS.21 It is inaccurate to suggest that the routing
technique is a form of "token matching." 32
A limited form of content addressing may be ultimately
required to cache pure copies of function code in an
Xputer, following an initial fetch from secondary or resident storage. This addressing is necessary only if the
number of different function codes in a run is too large for
a directly-indexed cache.
There is no correspondence between logical code and
specific Xputers. The same function may be executed
simultaneously in many different Xputers, and one
Xputer may be multiplexing the execution of many functions. For example, one function may be suspended while
it waits for data fetched through the network.

Loading mechanics. We view the migrable tasks as
molecules of fluid poured over the switch layer. The
mechanics of migration are easily described by the notion
of pressure, which forces the fluid to move among
Xputers. The internal pressure of an Xputer indicates how
busy the Xputer is-in other words, its availability for additional work. In the present model, the only contributions to internal pressure are the number of packets on an
Xputer's LOCAL and APPLY queues and the fraction of
memory occupied. The latter is important because the
reduction model basically relies on a dynamic memory
allocation system. The function currently used is
internal pressure =
length of queue + C

heavily loaded Xputer could be surrounded by a wall of
nominally loaded ones and not be aware that, outside the
wall, there were Xputers that could accept some of the extra load. Therefore, we introduce the notion of propagated pressure, which is what an Xputer indicates to its
immediate neighbors. The propagated pressure of an
Xputer is a function of both its own internal pressure and
its external pressure, which is in turn a function of the
propagated pressures of its neighbors.
When an Xputer's internal pressure exceeds the external, some packets from its APPLY queue may pass into
the interconnection network, where they are distributed to
Xputers with lower pressures. Rediflow employs a switch
capable of directing packets along pressure gradients to
find such low points. When a packet reaches an Xputer
with a local pressure minimum, it is absorbed into its
APPLY queue. This absorption tends to raise the pressure
of that Xputer and lessen the likelihood that it will receive
more packets until completion of work reduces its internal
pressure.
Obviously, pressure of Xputers is continually changing.
Accordingly, it is necessary to update each Xputer's sense
of its external pressure frequently. Updating requires that
an Xputer send out a packet containing data on its propagated pressure when a sufficient pressure change has occurred.
One heuristic function that works moderately well is to
define the propagated pressure in terms of the equations
PP(X) = if PI(X) <threshold
then 0
else min[I +PE(X), ceiling]
PE
are, respectively, the propagated,
where PP, Pl, and
internal, and external pressures, and threshold is a settable
parameter. For ceiling, we use 1 + the diameter of the network (the length of its longest path which does not include
any node twice), and for PE we use

x

x

I

~I fraction of memory occupied/
-

where c is a constant. This function minimizes the contribution of memory occupancy until it is nearly full.
Our distributed load-balancing technique involves
Xputers furnishing pressure information to one another in
an effort to determine where to route excess backlog.
However, it is not enough for an Xputer to furnish only its
internal pressure to others. If this data were sufficient, a

Figure 10O. Spreading of a data structure over an Xputer
network.
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PE(X) = minlPP( Y) Y is a neighbor of xi
The above function permits packets to flow toward a
minimally loaded node. In fact, PE(X) can be shown to
give the number of links to be traversed to reach such a
node. The "continuous" computation of PP(X) for each
X is a form of "relaxation" and, of course, need not be
precise, since the load is constantly changing. The effort
involved is small enough to be integrated into an intelligent
packet switch.
Saturation effects. The phenomenon of saturation occurs when all Xputers are so busy that any attempt to
migrate apply packets would be futile, despite an extreme
internal/external differential. The Rediflow load-balancing mechanism uses a ceiling on the value of propagated pressure to detect saturation. When the external
pressure of an Xputer reaches the ceiling, migration
ceases. This mechanism enhances locality, since a greater
proportion of local allocation implies a greater proportion
of local memory references.
As mentioned earlier, the reduction model of computation offers the advantage of easily spawning concurrently
executable work for migration to other processors. In effect, a "spanning tree" is grown. The tree corresponds to a
single growing and shrinking expression; the "output" of
the running program may be extracted on a continuing
basis. The default mode of servicing each Xputer's
APPLY queue is FIFO, which generates the tree breadthfirst and thus reaches concurrently executable nodes
earlier. To prevent the generation of additional work during saturation, an Xputer switches to LIFO for depth-first
generation in order to throttle its rate of packet production. This constraint reduces queue overflows and over-

commitment of memory space, which could result in a
kind of deadlock (this technique was also observed by Burton and Sleep.31) In saturated mode, operators that normally demand arguments concurrently must demand them
sequentially. This change turns out to be easy in our reduction implementation, which also allows introduction of
program-control mechanisms for reducing the possibility
of overcommitment of resources. 33
General packet flow. A schematic overview of the
organization of an Xputer appears in Figure 11. This
diagram assumes that pressure-sampling information is
sent through the switching layer in the form of pressure
packets intermingled with other types of packets (APPLY,
FETCH, and FORWARD). This assumption is used in
our simulation results, except for garbage collection,
which is not yet simulated on a packet basis.

Performance evaluation
The performance of the Rediflow architecture is now
being evaluated in simulations. We currently use an introspective model, that is, one in which speedups are
measured against a single processor with the same technological elements, architecture, and evaluation model.
After certain improvements, we hope to run simulations to
calibrate performance against existing machines.

General simulation technique. The simulator for
Rediflow implements a distributed interpreter for the graphreduction model, including embedded von Neumann processes. Delays inherent in the switch layer are parameterized

Figure 11. Packet flow within a Redif low Xputer.
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relative to processor delays. All buffers described for the
Xputer are simulated. Also, a FIFO input buffer for each
switch is included for resolving contention.
We assume that each graph-reduction step and primitive
operator computation takes a single time unit, which is set
to an estimated average value. We do not yet simulate the
distribution of code, in effect assuming that a copy of the
pure code of every function is present in each Xputer
memory. Since caching of code is intended and the
number of distinct code blocks is usually small in comparison to the number of block instantiations, simulation
of code distribution would change performance by at most
a small additive constant.

Simulations based on the "ply" notion
provide a basis for evaluating Rediflow
concurrency in combinations of synchronous
and event-driven processes.
Garbage collection is accomplished by concurrent com-

pactions34 in each Xputer. We intend eventually to have a
message-based,35 global compaction system for coor-

dinating compaction. We do not yet simulate distributed,
concurrent garbage collection because we have so little
memory within which to simulate and collection would
consume an unrealistic proportion of time. We copy
without shifting data from one Xputer to another to avoid
spoiling the spread of data needed for concurrent execution.
The simulation is a combination of synchronous and
event-driven methods. Processor and switch cycles are serviced at some settable ratio to correspond to their relative
rates. Messages sent between switches are serviced in timestamp order. Since we are simulating mostly determinate
programs with an invariable number of noncommunication operations and each is of a rather uniform duration, we can compute speedup "on the fly," as
total time of essential operations
simulated time
Unlike simulated time, essential operations do not include
communication delay, so we are rightfully "charging" for
them. Otherwise the measured speedup would be inflated.
Our simulator also makes it possible to measure the concurrency for infinitely many processors with no communication overhead. The simulator defines concurrency
by using the notion of "ply" as follows: In ply number
one, there is one packet, which corresponds to the operation initially demanded. Given ply n, ply n + I is the union
of all packets spawned by packets in ply n. By definition,
all packets in a ply can be executed concurrently. The concurrency of a ply is therefore defined as the number of
packets in it. The measured average concurrency gives a
rough upper bound on the attainable speedup of a particular application. It thus provides a necessary condition
for successful utilization of multiple processors. The
Xputer network used in the present simulation is the rectangular grid. For a small number of nodes, as many as

one hundred, this interconnection scheme should be adequate, since the worst-case delay of sqrt(n) is not appreciably different from log (n) for a minimal-delay configuration. Likewise, the grid configuration would probably be used if a subset of nodes were to be implemented
on a single silicon wafer, although the interconnection of
wafers might assume a different configuration.

Benchmarks. We have been running two kinds of
benchmarks. One consists of toy programs which exhibit a
single kind of activity, such as relatively independent process or pure divide-and-conquer functions. In part, they
have been used to tune the parameters and load-balancing
mechanism and demonstrate the system's effectiveness.
For example, a fair amount of effort was required to bring
the network to a point where n Xputers would spread a
program evenly over n independent processes. Similarly, if
there are, say, 2n independent processes being sequentially
spawned, the network will run the first n until one completes, then fill the vacancy created with the (n + I)th, etc.
One example of a toy program was the divide-andconquer factorial program (see p. 72). The upper curve in
Figure 12 demonstrates the speedup for the computation
of factorial 210 on varying numbers of Xputers with square
grid configurations.
The other class of benchmarks consists of more realistic
applications that combine a number of activities in the
areas of simple database searching and updating transactions and correlative signal processing. The lower curve in
Figure 12 indicates speedups from one of these applications, a signal-processing problem that entails a movingwindow correlation of two complex-valued streams of
data. The computation for a single window consists of a
weighted inner product of the current n values of one
signal with the complex conjugate of the current n values
of another. In the run shown, n = 20 was specified, and 50
windows were computed concurrently. Runs with other
parameters had a similar behavior.
Simulations also help quantify the locality effect by
computing the distribution of inter-Xputer message dis-

Figure 12. Speedup in two applications programs.
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tances for data and APPLY packets. Figure 13 illustrates contention that the preferred configuration supports
the average distances for the factorial and signal process- graceful degradation make Rediflow an attractive caning examples. We assume 10-fts-per-processor reduction didate for a reliability investigation.
operation and 40M-bps switch throughput, roughly what
would be provided by a microprocessor with a customized
switch. The indication of locality in the above examples is Related work
that the average distance a packet travels is considerably
less than the worst-case distance. Another measured inRediflow is a outgrowth of earlier work on the Applidication produced by the distinction between migrable and cative Multiprocessing System at the University of Utah.30
local functions is that typically only five to 20 percent of It differs from AMPS in its topology and its approach to
data references are nonlocal to an Xputer.
load-balancing. Rediflow rejects the hierarchical approach in favor of a scheme with the potential for useful
work in every physical node of the system. The retention
of von Neumann processes is also new and reflects our
Future work
oelief that, for subprograms with a strong sequential
Due to resource limitations, we have not been able to orientation, the von Neumann architecture is still the
consider all problems thoroughly but have shifted our at- fastest execution model. Finally, the Rediflow storage
tention from the evaluation model to load-distribution allocation and reclamation techniques are quite different
techniques, performance measurement, and language from those of AMPS.
issues. We are preparing further optimizations of the
A number of other researchers have pursued goals
evaluation model-in particular, the consumption of similar to those of Rediflow. The Alice proposal, 39 for inmemory by the current graph-reduction evaluator. stance, is probably the closest in its evaluation model. It
Simulator memory has limited the size of problems we uses graph reduction, but since no distinction is made
have been able to explore. We thus believe the current regarding fine-grain local operations and coarser grain
Rediflow evaluator, which is an interpreter, can compete migrable ones, it does not exploit these locality-enhancing
with a sequential processor only if the degree of concur- aspects. A second difference is in the mechanics of node
rency in the application is very high. Some other good linkage during graph reduction. 20 Certain aspects of
possibilities for improvement include replacing the inter- Hewitt's Apiary network40 also seem similar in goals and
preter with compiled native code.
mechanization to those of Rediflow. Rediflow also shares
In addition to continuing our evaluation and improve- the use of pointers for establishing system-wide data strucment of the basic Rediflow system, we are widening the in- tures with the much finer grained MIT "connection"
vestigation of application areas. For example, there is machine.41
ongoing work on logic programs evaluation. 36,37 We also
Dataflow machines also present comparable efintend to engage in reliability studies.
forts.'6'17'42 They attempt to exploit concurrency of a finer
An added feature of the mathematical model underlying granularity than Rediflow. Two observations are in order:
functional evaluation is that data is never destroyed until
(1) The packets within a Rediflow Xputer can be proits inaccessibility is established, which suggests that such a
cessed
concurrently or in an order-independent fashion.
model might be a natural candidate for expressing the
Dataflow
architecture can likely enhance the performance
mechanization of recovery. 12,38 This possibility and our
within an Xputer node. Conversely, the load-balancing
concepts we have outlined might provide an effective second level for managing work in a dataflow-oriented

system.

Figure 13. Packet transmission distances in two applications.

(2) With the need to handle data structures, several lines
of dataflow research seem to recognize that reduction
models and demand-driven execution have something
valuable to offer.43'44 The reduction concept also
underlies the conception of I-structures,45 which are
essentially demand-driven tuples or arrays. 46
Among the language-oriented efforts, there are the
Prolog-related approaches, such as Shapiro's Bagel.47
The Concurrent Prolog language,48 suggested for Bagel
has roughly the capability of a functional language with
unification pattern matching and indeterminate primitives
in the form of guarded expressions.49 Shapiro has suggested that programmers should explicitly specify the sites
on which functions are executed in systolic-array fashion.
Such specifications are an option to Rediflow, but we are
encouraged by simulation results that do not require them.
Other proposals intended to support full Prolog are being
tested. 50 Since they involve an even more complex sequential model, it remains to be seen whether they will be effec-
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tive for a wide range of problems or whether they will be
relegated to a "back-end" role in a more general-purpose
processor.
Finally, work is being done on general-purpose multiprocessors that are not language-driven. 5 Their
performance-evaluation results add significantly to the information base and should provide valuable benchmarks
for comparison against the more language-driven approaches, which are intended, after all, to simplify the use
of multiprocessors.

The Rediflow multiprocessor system employs a packetswitching network to implement higher level programming abstractions. The intended applications exploit
medium-grained or function-level concurrency and permit
load-balancing in what is essentially a distributed system.
Preliminary performance results show that the Rediflow
architectural approach is promising. *
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